Abstract-The temperature-independence point (TIP) of the drain current for MOS transistors in a 0.1pm-scale pocket-implant technology is gate-length (Lg) dependent and has different magnitudes for n-MOSFET and p-MOSFET. Circuits such as ring-oscillators have a TIP, lying between the values for n-and p-MOSFET. The circuit TIP is close to the U-MOSFET TIP for long Lg and gets closer to the p-MOSFET TIP for short Lg. The reason is the different temperature dependence of electron and hole mobility as a function of h. Due to the high field effect, oscillation periods of ring-oscillators with short Lg hardly improve, when the supply voltage is raised beyond the TIP. Therefore, an advantageous supply-voltage (VDD) choice for pocket-implant technologies is near the TIP of circuits, allowing a favorable combination of short switching delay and minimized temperature dependence. By designing the Vth,p closer to Vth,n, not only the low power dissipation, due to the reduction of the TIP, but also the suppressed TIP fluctuation can be realized.
I. INTRODUCTION
It has been observed that the delay characteristics of ringoscillators for different temperatures cross at certain applied voltages (VDD). We call the voltage point, at which the temperature dependence vanishes, the temperature-independence point (TIP) . The importance of the TIP has been recognized since long time for analog designs, where minimized temperature dependence is often desired. The TIP is generally expected to occur at the rather high voltage of 1.2V [l] . An instability concern for low-voltage LSIs with a VDD lower than 1.2V has thus recently been raised, because such LSIs would have to operate in the region of a positive temperature coefficient [2] . Fig. 1 compares oscillation periods of ring-oscillators fabricated with two different gate lengths (Lg) in a 0. lpm technology for various temperatures. As can be seen in Fig. 1 the TIP is in general small enough to relieve instability concems for low-voltage designs contrary to the previous result [2] .
However, two additional features are obvious from our measurement:
2) Contrary to long Lg, the oscillation period is hardly improved under the VDD > TIP condition for the short Lg. Since the TIP-variation as a function of Lg is undesirable for circuit design, we have analyzed the TIP properties of a ringoscillator together with those of n-and p-MOSFETs by measurements and simulation for a 0. lpm-scale CMOS technology with pocket-implant5 131. We report here that the origin of the TIP variation with Lg is a different temperature-dependence of n-and p-MOSFETs as a function of Lg. This is caused by a different temperature dependence of electron and hole mobil-
1)
The ring-oscillator TIP for short & is higher than that for ity. The saturation Of the oscillation period for increasing VDD is also explained by the mobility characteristics. The source-drain current (Ids) of MOSFETs is well known to consist of a drift-component &(drift)) and adiffusion component (Id, (diff)), which have different temperature coefficients and are dominant in different operating regions [41. Ids(&@ dominates in the sub-threshold and weak-inversion region, as shown in Fig. 2a . It has a positive temperature coefficient due to the bandgap narrowing, and therefore induces a thresholdvoltage (vth) decrease with increasing temperature. On the other hand, Ids(drift) dominates in the main part of the linear region as well as in the saturation region and has a negative temperature coefficient. The reason is a carrier mobility decrease with temperature due to an increased phonon scattering. Consequently, the overall temperature dependence of Ids, schematically shown in Fig. 2b , has an intermediate region of minimized temperature dependence.
Vh of n-and p-MOSFET (Vth,n, Vh,p) are designed to be 0.17V and 0.30V for long Lg = 1 . 0~ as well as 0.30V and 0.38V for short Lg = 0 . 1 3~ at room temperature. Fig. 3a and b show the temperature dependence of the Ids-vgs characteristic of n-and p-MOSFET for Lg = 1 . 0~ at vds=l.Ov. Fig. 4a and b show this temperature dependence for Lg = 0.11,um. The TIP is clearly observed for all cases, but occurs at differ- The increase of the MOSFET TIP with decreasing Lg for both MOSFET types is attributed mainly to the Vth-increase due to the reverse-short-channel effect (RSCE) caused by the pocket implantation. Fig. 7 shows the simulation result for an equivalent non-pocket technology. TIP of n-and p-MOSFET don't increase with smaller & in Fig. 7 , which confirms our argument. Fig. 6 shows also a continuous increase of the ring-oscillator TIP with decreasing Lg from about 0.45V for Lg = 1 .Own
0.2 0.6 Lg as a function of vds. After a small increase at the beginning the TIP saturates to a constant value above vds = 0.25V. Therefore we can exclude the responsibility of the short-channe1 effect for the change from n-MOSFET to p-MOSFET domination here. Fig. 9 shows that the normalized Ids with the channel length decrea5es by more than a factor 2 for the n-MOSFET, while it remains almost constant for the p-MOSFET, when Lg is reduced from 1.Opm to 0.13pn. For the investigation vds is fixed to 1V and V, , is selected to give the strong inversion. The reason for the Ids reduction of the n-MOSFET is attributed to the strong electron mobility degradation with decreaqing Lg due to the higher lateral electric field, induced along the channel (see Fig. 10 ). The ,ue~ is characterized by two steps; the low field mobility , UO and the high field contribution. where Ey, Vsat, FCoulomb. Fphonon and Proughness represent lateral electric field, saturation velocity, mobility due to Coulomb scattering, phonon scattering and surface roughness scattering, respectively. The temperature dependence is mainly induced by the phonon scattering in PO. Thus the mobility peff under high field is strongly suppressed in comparison to the low field mobility PO as demonstrated for the n-MOSFET in Fig. 11 . A Monte Carlo simulation result shown in Fig. 12 confirms also the characteristics of the mobility. Namely, in the channel region where the field is not so high, the temperature dependence of the mobility in n-MOSFET is obvious. Whereaq it is diminished in the high field region at the drain side. This is also responsible for the observed smaller temperature dependence of n-fds at short L, in Fig. 9 . On the contrary, the p-MOSFET mobility is equally low along the whole channel, and shows the weak temperature dependence for all Lg.
For long L, the temperature dependence of n-Zd, is much larger than that of p-lds (see Fig. 9 ). which explains the n-MOSFET determination of the ring-oscillator TIP in Fig. 6 . For short Lg the temperature dependence of n-Ids and p-hs become approximately equal. Therefore, the ring-oscillator TIP is expected to be in the middle of the n-and p-MOSFET TIPS.
The determination of the ring-oscillator TIP by the p-MOSFET is mainly due to the low inverter-switching threshold, demonstrated in Fig. 13 by a solid circle. This low inverter-switching threshold is caused by a smaller &h,n in comparison to the vth,p. Indeed, the inverter switching-threshold rises if we choose the same Vth,p for n-and p-MOSFET, as shown in Fig. 13 by an open circle, and the TIP of the ring-oscillator moves closer to VDD/2 as shown in Fig. 6 by an open box with an arrow.
DISCUSSION
Important is the fact that the delay hardly improves beyond the TIP for Lg = 0.13,um, while the improvement is still substantial for Lg = l.O,um. This is attributed to the high-field effect for short Lg, which prevent? further carrier velocity increase as applied voltage becomes larger. Vin (v> suggest, that the TIP may be the best design point for optimizing advanced pocket-implant technologies. It may become possible to fulfill the requirements of low TIP and VDD for lowvoltage applications and to combine short delay, minimized temperature dependence and low power dissipation. We realize the reduction V~, p by decreasing both the bulk impurity concentration Nsuh and the pocket maximum concentration &bp, as shown in Fig. 14 The TIP reduction for the ring-oscillator is about 0.1V at Lg = 0 . 1 3~, which is efficient for low power dissipation of CMOS circuits.
For successful low-voltage applications, the TIP is required to be insensitive to technology fluctuations. The pocket implantation is known to cause serious &h fluctuation. The low circuit TIP-values are very favorable for low-voltage applications, relieving the concern of circuit operation with a positive temperature coefficient as well as the possibility of thermal instabilities [2] . Furthermore, the ring-oscillator oscillation period for short Lg hardly decreases, in contrast to long Lg, when the supply voltage is raised beyond the TIP. By designing the vth,p closer to &h,n, a reduction of the TIP for the ring-oscillator can be realized. This allows not only low power dissipation and higher temperature stability of circuits, but in addition suppresses the TIP sensitivity to technology fluctuations.
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